System Verilog
Hurry! Be the first to avail the Early Bird Discount (EBD) Facility of Flat 50% off on ₹16,275
Course curriculum
5 total hours on-demand video
-
1
-
2
-
Data Types Part- 1
-
Data Types Part- 2
-
Quiz 1
-
ASSIGNMENT 1
-
3
-
Arrays Part- 1
-
Arrays Part- 2
-
Arrays Part- 3
-
ASSIGNMENT 2
-
Quiz 2
-
4
-
Operators & Expressions Part- 1
-
Operators & Expressions Part- 2
-
ASSIGNMENT 3
-
5
-
Procedural Statements & Control Flow Part- 1
-
Procedural Statements & Control Flow Part- 2
-
Procedural Statements & Control Flow Part- 3
-
ASSIGNMENT 4
-
6
-
Tasks & Functions Part- 1
-
Tasks & Functions Part- 2
-
ASSIGNMENT 5
-
7
-
OOPs Concept Part- 1.1
-
OOPs Concept Part 1.1
-
OOPs Concept Part- 1.2
-
OOPs Concept Part- 1.3
-
8
-
OOPs Concept Part- 2.1
-
OOPs Concept Part- 2.2
-
ASSIGNMENT 6
-
9
-
Random Stimulus Part- 1
-
Random Stimulus Part- 2
-
Random Stimulus Part- 3
-
ASSIGNMENT 7
-
10
-
Mailbox Event Part- 1
-
Mailbox Event Part- 2
-
Semaphore Part- 1
-
Semaphore Part- 2
-
ASSIGNMENT 8
-
11
-
Interfaces & Clocking Blocks
-
ASSIGNMENT 9
-
12
-
Functional Coverage Part- 1
-
Functional Coverage Part- 2
-
13
-
Assertions Part- 1
-
Assertions Part- 2
-
Assertions Part- 3
-
ASSIGNMENT 10
-
14